

Computer Design Basics Part 1: Datapath

CSIM601251 Instructor: Grafika Jati Slide by : Tim DDAK Fasilkom UI





SCIENCE



- Part 1 Datapaths
 - Introduction
 - Datapath Example
 - Arithmetic Logic Unit (ALU)
 - Shifter
 - Datapath Representation and Control Word
- Part 2 A Simple Computer
- Part 3 Multiple Cycle Hardwired Control



Introduction

- Computer Specification
 - *Instruction Set Architecture (ISA) –* the specification of a computer's appearance to a programmer at its lowest level
 - *Computer Architecture* a high-level description of the hardware implementing the computer derived from the ISA
 - The architecture usually includes additional specifications such as speed, cost, and reliability.



- Simple computer architecture decomposed into:
 Datapath for performing operations
 - Control unit for controlling datapath operations
- A *datapath* is specified by:
 - A set of registers
 - The microoperations performed on the data stored in the registers
 - A control interface

Datapaths


EACULTY OF COMPUTER SCIENCE

- Guiding principles for basic datapaths:
 - The set of registers
 - Collection of individual registers
 - A set of registers with common access resources called a *register file*
 - A combination of the above
 - Microoperation implementation
 - One or more shared resources for implementing microoperations
 - Buses shared transfer paths
 - *Arithmetic-Logic Unit (ALU)* shared resource for implementing arithmetic and logic microoperations
 - Shifter shared resource for implementing shift microoperations



Datapath Example


- Four parallel-load registers
- Two mux-based register selectors
- Register destination decoder
- Mux B for external constant input
- Buses A and B with external address and data outputs
- ALU and Shifter with Mux F for output select
- Mux D for external data input
- Logic for generating status bits V, C, N, Z





Datapath Example: Performing a Microoperation


- Microoperation: $R0 \leftarrow R1 + R2$
- Apply 01 to A select to place contents of R1 onto Bus A
- Apply 10 to B select to place contents of R2 onto B data and apply 0 to MB select to place B data on Bus B
- Apply 0010 to G select to perform addition G = Bus A + Bus B
- Apply 0 to MF select and 0 to MD select to place the value of G onto BUS D
- Apply 00 to Destination select to enable the Load input to R0
- Apply 1 to Load Enable to force the Load input to R0 to 1 so that R0 is loaded on the clock pulse (not shown)
- The overall microoperation requires 1 clock cycle





Datapath Example: Key Control Actions for Microoperation Alternatives

- Perform a shift microoperation
 apply 1 to MF select
- Use a constant in a microoperation using Bus B – apply 1 to MB select
- Provide an address and data for a memory or output write microoperation – apply 0 to Load enable to prevent register loading
- Provide an address and obtain data for a memory or output read microoperation – apply 1 to MD select
- For some of the above, other control signals become don't cares





Computer Design Basics Part 1: Datapath

CSIM601251 Instructor: Grafika Jati Slide by : Tim DDAK Fasilkom UI





Arithmetic Logic Unit (ALU)

- In this and the next section, we deal with detailed design of typical ALUs and shifters
- Decompose the ALU into:
 - An arithmetic circuit
 - A logic circuit
 - A selector to pick between the two circuits
- Arithmetic circuit design
 - Decompose the arithmetic circuit into:
 - An n-bit parallel adder
 - A block of logic that selects four choices for the B input to the adder
 - See next slide for diagram




Arithmetic Circuit Design (continued)

• There are only four functions of B to select as Y in G = A + Y:

	$C_{in} = 0$	$C_{in} = 1$
- 0	G = A	G = A + 1
– B	G = A + B	G = A + B + 1
– B	$G = A + \overline{B}$	$G = A + \overline{B} + 1$
- 1	G = A – 1	G = A

• What functions are implemented with carry-in to the adder = 0?



UNIVERSITAS Vorte: Profile: Custifie EACULTY OF

Arithmetic Circuit Design (continued)

COMPUTER SCIENCE

- Adding selection codes to the functions of B:
- TABLE 9-1

Function Table for Arithmetic Circuit

Select Input $\mathbf{G} = (\mathbf{A} + \mathbf{Y} + \mathbf{C}_{in})$ $\mathbf{C}_{in} = \mathbf{0}$ S₁ S₀ **C**_{in} = 1 Υ all 0s G = A (transfer) G = A + 1 (increment) 0 0 BG = A + B (add)G = A + B + 1 \overline{B} $G = A + \overline{B}$ $G = A + \overline{B} + 1$ (subtract) 0 1 1 0 G = A - 1 (decrement) G = A (transfer) all 1s 1

+

- The useful arithmetic functions are labeled in the table
- Note that all four functions of B produce at least one useful function



Logic Circuit

SCIENCE

- The text gives a circuit implemented using a multiplexer plus gates implementing: AND, OR, XOR and NOT
- Here we custom design a circuit for bit G_i by beginning with a truth table organized as a K-map and assigning (S1, S0) codes to AND, OR, etc.

•
$$G_i = S_0 \overline{A}_i \overline{B}_i + \overline{S}_1 \overline{A}_i \overline{B}_i$$

+ $S_0 \overline{A}_i \overline{B}_i + S_1 \overline{S}_0 \overline{A}_i$

- Gate input count for MUX solution > 29
- Gate input count for above circuit < 20
- Custom design better

S ₁ S ₀	AND	OR	XOR	NOT
A _i B _i	• 0 0	01	11	10
00	0	0	0	
01	0	1	1	1
11	1	1	0	0
10	0	1	1	0

Arithmetic Logic Unit (ALU)

FACULTY OF COMPUTER SCIENCE

- The custom circuit has interchanged the (S_1,S_0) codes for XOR and NOT compared to the MUX circuit. To preserve compatibility with the text, we use the MUX solution.
- Next, use the arithmetic circuit, the logic circuit, and a 2-way multiplexer to form the ALU. See the next slide for the bit slice diagram.
- The input connections to the arithmetic circuit and logic circuit have been been assigned to prepare for seamless addition of the shifter, keeping the selection codes for the combined ALU and the shifter at 4 bits:
 - Carry-in C_i and Carry-out C_{i+1} go between bits
 - A_i and B_i are connected to both units
 - A new signal S₂ performs the arithmetic/logic selection
 - The select signal entering the LSB of the arithmetic circuit, C_{in} , is connected to the least significant selection input for the logic circuit, S_0 .



Arithmetic Logic Unit (ALU) (continued) $C_0 5 C_{in}$ $C_i \longrightarrow C_i 1$

- A One stage of B В arithmetid circuit S 2-to-1 0 MUX S Gi S А B_i One stage of logic circuit Cin Sh S,
- The next most significant select signals, S0 for the arithmetic circuit and S1 for the logic circuit, are wired together, completing the two select signals for the logic circuit.
- The remaining S1 completes the three select signals for the arithmetic circuit.



Arithmetic Logic Unit (ALU) (continued)

TABLE 9-2

Function Table for ALU

Operation Select

S ₂	S ₁	S ₀	C _{in}	Operation	Function
0	0	0	0	G = A	Transfer A
0	0	0	1	G = A + 1	Increment A
0	0	1	0	G = A + B	Addition
0	0	1	1	G = A + B + 1	Add with carry input of 1
0	1	0	0	$G = A + \overline{B}$	A plus 1s complement of B
0	1	0	1	$G = A + \overline{B} + 1$	Subtraction
0	1	1	0	G = A - 1	Decrement A
0	1	1	1	G = A	Transfer A
1	Х	0	0	$G = A \wedge B$	AND
1	Х	0	1	$G = A \lor B$	OR
1	Х	1	0	$G = A \oplus B$	XOR
1	Х	1	1	$G = \overline{A}$	NOT (1s complement)




Combinational Shifter Parameters

- Direction: Left, Right
- Number of positions with examples:
 - Single bit:
 - 1 position
 - 0 and 1 positions
 - Multiple bit:
 - 1 to n 1 positions
 - 0 to n 1 positions
- Filling of vacant positions
 - Many options depending on instruction set
 - Here, will provide input lines or zero fill



EACULTY OF COMPUTER SCIENCE

UNIVERSITAS Indonesia




- Serial Inputs:
 - I_R for right shift
 - I_L for left shift
- Serial Outputs
 - R for right shift (Same as MSB input)
 - L for left shift (Same as LSB input)

- Shift Functions:
 - $(S_1, S_0) = 00$ Pass B unchanged
 - 01 Right shift
 - 10 Left shift
 - 11 Unused



Barrel Shifter



- A rotate is a shift in which the bits shifted out are inserted into the positions vacated
- The circuit rotates its contents left from 0 to 3 positions depending on S:
 S = 00 position unchanged
 S = 01 rotate left by 1 positions
 S = 11 rotate left by 3 positions
- See Table 9-3 in text for details

Barrel Shifter (continued)

- Large barrel shifters can be constructed by using:
 - Layers of multiplexers Example 64-bit:
 - Layer 1 shifts by 0, 16, 32, 48
 - Layer 2 shifts by 0, 4, 8, 12

EACUITY OF COMPUTER SCIENCE

- Layer 3 shifts by 0, 1, 2, 3
- See example in section 12-2 of the text
- 2 dimensional array circuits designed at the electronic level



Computer Design Basics Part 1: Datapath

CSIM601251 Instructor: Grafika Jati Slide by : Tim DDAK Fasilkom UI







Datapath Representation


• Have looked at detailed design of ALU and shifter in the datapath in slide 8

- Here we move up one level in the hierarchy from that datapath
- The registers, and the multiplexer, decoder, and enable hardware for accessing them become a *register file*
- The ALU, shifter, Mux F and status hardware become a *function unit*
- The remaining muxes and buses which handle data transfers are at the new level of the hierarchy



UNIVERSITAS INDONESIA Verter: #velate: Werther PACUITY OF COMPUTER SCIENCE





Datapath Representation (continued)


• In the register file:

INDONESIA

FACULTY OF

COMPUTER SCIENCE

- Multiplexer select inputs become A address and B address
- Decoder input becomes D address
- Multiplexer outputs become A data and B data
- Input data to the registers becomes D data
- Load enable becomes write
- The register file now appears like a memory based on clocked flipflops (the clock is not shown)
- The function unit labeling is quite straightforward except for FS



24



SCIENCE

Microoperation MF Select G Select H Select F = AF = A + 1F = A + BF = A + B + 1F = A + B'F = A + B' + 1F = A - BF = A - 1F = AF = A or BF = A and BF = A xor BF = not AF = BF = sl BF = sr B



Definition of Function Unit Select (FS) Codes

FACULTY OF COMPUTER SCIENCE **TABLE 9-4**

G Select, H Select, and MF Select Codes Defined in Terms of FS Codes

FS(3:0)	MF Select	G Select(3:0)	H Select(3:0)	Microoperation
0000	0	0000	ХХ	F = A
0001	0	0001	XX	F = A + 1
010	0	0010	XX	F = A + B
0011	0	0011	XX	F = A + B + 1
0100	0	0100	XX	$F = A + \overline{B}$
0101	0	0101	XX	$F = A + \overline{B} + 1$
0110	0	0110	XX	F = A - 1
0111	0	0111	XX	F = A
000	0	1 X0 0	XX	$F = A \wedge B$
001	0	1 X 0 1	XX	$F = A \lor B$
1010	0	1 X1 0	XX	$F = A \oplus B$
1011	0	1 X1 1	XX	$F = \overline{A}$
100	1	XXXX	0 0	F = B
101	1	XXXX	01	$F = \operatorname{sr} B$
110	1	XXXX	10	$F = \operatorname{sl} B$
1110	1	/////	10	I = 5ID

Boolean Equations: MFS = $F_3 F_2$ $GS_i = F_i$ $HS_i = F_i$



The Control Word


- The datapath has many control inputs
- The signals driving these inputs can be defined and organized into a *control word*
- To execute a microinstruction, we apply control word values for a clock cycle. For most microoperations, the positive edge of the clock cycle is needed to perform the register load
- The datapath control word format and the field definitions are shown on the next slide



SCIENCE

The Control Word Fields

15 14 13



Control word


- Fields
 - DA D Address
 - AA A Address
 - BA B Address
 - MB Mux B
 - FS Function Select
 - MD Mux D
 - RW Register Write
- The connections to datapath are shown in the next slide



FACULTY OF

SCIENCE

Control Word Block Diagram



29



FACULTY OF

COMPUTER SCIENCE

Control Word Encoding

TABLE 9-5

Encoding of Control Word for the Datapath

DA, AA	, BA	MB		FS	FS MD		RW		
Function	Code	Function	Code	Function	Code	Function	Code	Function	Code
R 0	000	Register	0	F = A	0000	Function	0	No Write	0
R1	001	Constant	1	F = A + 1	0001	Data in	1	Write	1
R2	010			F = A + B	0010				
R3	011			F = A + B + 1	0011				
R4	100			$F = A + \overline{B}$	0100				
R5	101			$F = A + \overline{B} + 1$	0101				
R6	110			F = A - 1	0110				
R7	111			F = A	0111				
				$F = A \wedge B$	1000				
				$F = A \lor B$	1001				
				$F = A \oplus B$	1010				
				$F = \overline{A}$	1011				
				F = B	1100				
				$F = \operatorname{sr} B$	1101				
				$F = \operatorname{sl} B$	1110				



Microoperations for the Datapath-Symbolic Representation

TABLE 9-6

Examples of Microoperations for the Datapath, Using Symbolic Notation

Micro- operation	DA	AA	ва	МВ	FS	MD	RW
$R1 \leftarrow R2 - R3$	R1	R2	R3	Register	$F = A + \overline{B} + 1$	Function	Write
$R4 \leftarrow sl R6$	R4		<i>R</i> 6	Register	$F = \operatorname{sl} B$	Function	Write
$R7 \leftarrow R7 + 1$	<i>R</i> 7	<i>R</i> 7		_	F = A + 1	Function	Write
$R1 \leftarrow R0 + 2$	R1	R0	_	Constant	F = A + B	Function	Write
Data out $\leftarrow R3$	_	_	R3	Register	_	_	No Write
$R4 \leftarrow Data in$	R4	_	_	_	_	Data in	Write
$R5 \leftarrow 0$	R5	R 0	R0	Register	$F = A \oplus B$	Function	Write




Microoperations for the Datapath – Binary Representation

TABLE 9-7

Examples of Microoperations from Table 9-6, Using Binary Control Words

Micro- operation	DA	AA	ва	МВ	FS	MD	RW
$R1 \leftarrow R2 - R3$	001	010	011	0	0101	0	1
$R4 \leftarrow sl R6$	100	XXX	110	0	1110	0	1
$R7 \leftarrow R7 + 1$	111	111	XXX	Х	0001	0	1
$R1 \leftarrow R0 + 2$	001	000	XXX	1	0010	0	1
Data out $\leftarrow R3$	XXX	XXX	011	0	XXXX	Х	0
$R4 \leftarrow Data in$	100	XXX	XXX	Х	XXXX	1	1
$R5 \leftarrow 0$	101	000	000	0	1010	0	1

• Results of simulation of the above on the next slide



50

UNIVERSITAS Indonesia

FACULTY OF

Computer Science